

US005175119A

United States Patent [19]

Matsutani

[56]

[11] Patent Number:

5,175,119

[45] Date of Patent:

Dec. 29, 1992

| [54] | METHOD OF PRODUCING | | |
|------|-----------------------------|--|--|
| | INSULATED-GATE FIELD EFFECT | | |
| | TRANSISTOR | | |

| [75] | Inventor: | Takeshi Matsutani, Machida, Japan | | | |
|----------------------------------|------------|------------------------------------|--|--|--|
| [73] | Assignee: | Fujitsu Limited, Kanagawa, Japan | | | |
| [21] | Appl. No.: | 670,806 | | | |
| [22] | Filed: | Mar. 18, 1991 | | | |
| [30] | Foreign | Application Priority Data | | | |
| Mar. 19, 1990 [JP] Japan 2-67330 | | | | | |
| [51] | Int. Cl.5 | H01L 21/265 | | | |
| [52] | U.S. Cl | 437/43 ; 437/41; | | | |
| | | 437/44; 437/89; 148/DIG. 82 | | | |
| [58] | | rch 437/44, 45, 43, 89, | | | |
| | | 437/40, 913; 148/DIG. 82, DIG. 122 | | | |

References Cited

U.S. PATENT DOCUMENTS

| 4,943,537 4,963,504 4,978,626 4,984,042 4,988,632 5,015,599 | 7/1990 10/1990 12/1990 1/1991 1/1991 5/1991 | Hu et al. Harrington, III Huang Poon et al. Pfiester et al. Priester Verhaar Pfiester et al. | |
|--|--|--|--|
|--|--|--|--|

FOREIGN PATENT DOCUMENTS

0113474 5/1987 Japan 437/35

Primary Examiner-Brian E. Hearn

Assistant Examiner—Tuan Nguyen Attorney, Agent, or Firm—Nikaido, Marmelstein, Murray & Oram

[57] ABSTRACT

A polysilicon layer of approximately 500Å in thickness and a PSG layer approximately 3000Å in thickness are sequentially layered on a silicon wafer on which a gate insulating layer is formed; an opening having been formed in the PSG layer. After forming a side wall layer made of PSG of predetermined thickness in the opening, a second polysilicon layer for a leg portion of an inverse-T gate is embedded in the opening and both PSG layers are removed. Then, n- impurities are doped by ion implantation by using the second polysilicon layer as a mask, forming a LDD region. Another side wall layer is formed on the second polysilicon layer, and then, the first polysilicon layer, exposed outside of the second polysilicon layer and the side wall layer, is etched. Under the side wall layer, that polysilicon layer constituting a top of the inverse-T gate remains. Ion implantation is implemented by using the second polysilicon layer and the side wall layer as masks, such that a n+ source and n+ drain are formed. Since the n- impurities are doped by the ion implantation through the first polysilicon layer having an even thickness, the junction depth in the LDD region is constant. Additionally, since the thickness of the first polysilicon layer is small, the gate insulating layer reliably functions as an etch-stop in patterning the polysilicon layer.

7 Claims, 12 Drawing Sheets

